master's thesis
Implementation of the synchronous counter on the FPGA device

Ivan Jurešić (2018)
University of Rijeka
Faculty of Engineering
Department of Automation and Electronics
Section of Electronics, Robotics and Automation